

SIEMENS Corporation

IPD-West Coast

4900 Old Ironsides Drive, M/S 503

P.O. Box 58075

Santa Clara, CA 95052-8075

PATENT APPLICATION

Attorney Docket No. : 99P7613US

Express Mail Label No. EL230594609US

Date of Deposit : 5-26-99

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

THE ASSISTANT COMMISSIONER FOR PATENTS

Washington, D.C. 20231

TRANSMITTAL LETTER FOR NEW APPLICATION

Sir:

Transmitted herewith for filing is a(n) ☒ Original patent application.☒ Utility ☐ Design ☐ Continuation-in-part application

INVENTOR(S): Balraj Singh and Venkat Mattela

TITLE: PREFETCH STREAMING BUFFER

Enclosed are:

- ☒ 20 pages of specification.
☒ 4 sheets of drawings ☐ formal drawings ☒ informal drawings (one set)
☒ The Declaration and Power of Attorney ☒ signed ☐ unsigned
☒ An Assignment Transmittal and Assignment of the invention to: INFINEON TECHNOLOGIES CORPORATION
☐ Information Disclosure Statement, 1449 and _____ references.
☒ Filing fee has been calculated as shown below (other than small entity):

For	Number Filed	Number Extra	Rate	Additional Fees
Total Claims	13 - 20	= 0	x \$ 18	\$ 0
Indep. Claims	3 - 3	= 0	x \$ 78	\$ 0
<input type="checkbox"/> First Presentation of a Multiple Dependent Claim			x \$260	\$ 0
			Basic filing Fee	\$760.00
			Total	\$ 760.00

Please charge my Deposit Account No. 19-2179 in the amount of \$760.00. The Commissioner is hereby authorized to charge any fees that may be required, or credit any overpayment to Deposit Account No. 19-2179 pursuant to 37 CFR 1.25. A duplicate copy of this sheet is enclosed.

PLEASE MAIL CORRESPONDENCE TO:

Siemens Corporation


Attn: Elsa Keller, Legal Administrator

Intellectual Property Department

186 Wood Avenue South

Iselin, NJ 08830

Respectfully submitted,



Rosa S. Kim

Reg. No.: 39,728

Date: 5-26-99

Telephone: (408) 492-4956

"Express Mail" mailing label number EL230594609US
Date of Deposit 5/26/99

Atty Docket No. 99P7613US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

This is a U.S. Patent Application for:

Title: **PREFETCH STREAMING BUFFER**

Inventor #1: Balraj Singh
Address: 305 Hazelton Court, Morgan Hill, CA 95037
Citizenship: USA

Inventor #2: Venkat Mattela
Address: 3163 Hawkcrest Circle, San Jose, CA 95135
Citizenship: India

669250 "E" 230594609

PREFETCH STREAMING BUFFER

BACKGROUND OF THE INVENTION

The present invention is related to a method and an arrangement for prefetching and aligning an instruction stream provided by a memory unit. Modern microprocessors have the ability of executing multiple instructions in parallel. Such microprocessors usually have a pipelined structure and comprise multiple execution units to execute instructions in parallel. For example, a microprocessor might have a load and store execution unit for performing load and store instructions and an arithmetic logic unit for executing data manipulating instructions. Furthermore, a 32-bit microprocessor might be able to execute instructions with variable lengths, for example, 16-bit instructions and 32-bit instructions.

To provide such a pipelined structure with the respective instructions from memory, usually a request is made to the memory unit. The memory unit has to load the respective number of instructions from the memory and provide the fetch unit with those instructions. As memory systems are usually slow compared to execution units, such an arrangement forms a bottleneck in the execution of instructions. Especially when it comes to a so-called boundary crossing, memory systems can not retrieve the requested data/instructions within one single access. A memory system is usually organized in lines and columns. Only a single line can be accessed at a time. Therefore, if the start and end addresses of a requested instruction stream lie not within a single line, the memory system will retrieve the requested instructions partly from one memory line and partly from the following memory line. Therefore, the memory system needs additional cycles until all information is retrieved.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a method and apparatus for providing a plurality of aligned instructions from an instruction stream.

This object is achieved by a method and an apparatus for providing a plurality of aligned instructions from an instruction stream provided by a memory unit for execution within a pipelined microprocessor is described. The microprocessor comprises one or more prefetch buffers, whereby the prefetch buffers store prefetched instructions and additional information about the validity and size of the prefetch buffer. The method and apparatus use the prefetch buffers to buffer a part of an instruction stream of a program. The aligned instruction stream is assembled either from the prefetch buffers or directly by instructions fetched from the memory, or from a combination of prefetched instructions and actually fetched instructions.

In one method for providing a plurality of aligned instructions from an instruction stream provided by a memory unit for execution within a pipelined microprocessor according to the present invention, the microprocessor comprises a prefetch buffer, whereby the prefetch buffer stores prefetched instructions and additional information about the amount of valid data in the prefetch buffer. The method comprises the steps of:

- in case the prefetch buffer containing invalid data:
 - a) requesting an instruction stream and storing the instruction stream in the prefetch buffer;
 - b) setting the data for validity in the prefetch buffer;
 - c) issuing a requested number of instructions from the requested instruction stream;
 - d) depending on how many instructions are issued,

reducing the size data in the prefetch buffer, respectively;

e) invalidating the validity data if all instructions from the prefetch buffer have been issued;

- in case the prefetch buffer contains valid data:

f) issuing a requested number of instructions from the prefetch buffer;

g) depending on how many instructions are issued, reducing the size data in the prefetch buffer, respectively;

h) invalidating the validity data if all instructions from the prefetch buffer have been issued;

A second method according to the present invention for providing a plurality of aligned instructions from an instruction stream provided by a memory unit for execution within a pipelined microprocessor comprises a first and second prefetch buffer, whereby said prefetch buffers store prefetched instructions and additional information about the amount of valid data of said prefetch buffers. This method comprises the steps of:

- in case both of the prefetch buffers contain invalid data:

a) requesting an instruction stream and storing the instruction stream in the first prefetch buffer;

b) setting the data for validity in the first prefetch buffer;

c) issuing a requested number of instructions from the requested instruction stream;

d) depending on how many instructions are issued, reducing the size data in the first prefetch buffer;

e) invalidating the validity data if all instructions from the first prefetch buffer have been issued;

- in case one or both of the prefetch buffers contains valid data:
 - f) issuing a requested number of instructions from one prefetch buffer;
 - g) depending on how many instructions are issued, reducing the size data in the one prefetch buffer;
 - h) invalidating the validity data if all instructions from the one prefetch buffer have been issued.

An apparatus according to the present invention for providing a plurality of aligned instructions from an instruction stream provided by a memory unit for execution within a pipelined microprocessor comprises:

- a first prefetch buffer coupled with the memory unit, whereby the first prefetch buffer stores prefetched instructions and additional information about the validity and size of the first prefetch buffer,
- a first plurality of multiplexers with inputs coupled with the first prefetch buffer and the memory unit for selecting a certain number of instructions and with outputs,
- a second plurality of multiplexers with inputs coupled with the outputs of the first multiplexers for aligning the selected instructions.

This apparatus can easily be extended to comprise a second or more prefetch buffers to cache a part of the instruction stream of a program. The length of the prefetched instruction stream depends on the size of the prefetch buffers.

The prefetch buffers comprise preferably a data field for storing of additional control data, such as, validity, size of the non-issued instructions of the stored instruction stream, and age indicating which

prefetch buffer contains older data.

An alignment unit can be easily formed by either multiplexers, shifters or barrel shifters. As in the preferred embodiments only a right shift occurs, multiplexers can be used instead of a shifter. Of course, the shifter can operate in both ways, left shift and right shift, for example, depending on the age of the data.

BRIEF DESCRIPTION OF THE DRAWINGS

_____ Fig. 1 shows a block diagram of a first embodiment according to the present invention.

Fig. 2 shows the structure of a prefetch buffer according to the present invention.

Fig. 3 shows how the instructions are distributed in a first example.

Fig. 4 shows how the instructions are distributed in a second example.

Fig. 5 shows how the instructions are distributed in a third example.

Fig. 6 shows a table indicating how the multiplexers according to Fig. 1 are switched.

Fig. 7 shows a second embodiment according to the present invention.

DESCRIPTION OF THE EMBODIMENTS OF THE PRESENT INVENTION

According to Fig. 1, a memory unit 1 stores a program to be executed with a plurality of sequentially stored instructions. Memory unit 1 has an output consisting of 64-bit lines. The memory is

arranged in lines and columns, whereby the line size defines the maximum size of data that can be accessed in parallel. In this embodiment, the line size is 256 bit and the output size of the memory system is 64 bit, which reduces the probability of a boundary crossing. Whenever a request for providing further instructions is transmitted to memory unit 1, it provides an aligned instruction stream consisting of 8 bytes or 64 bits. Depending on the bus width of the memory unit an arrangement with more or less bits can be implemented. The access time is usually determined by speed of the memory, by the fact whether the stored instructions are aligned, and by any boundary crossing and can be as fast as one cycle. Therefore, in this embodiment every request for further instructions will always produce a 64 bit instruction stream which can be aligned in case of a linear program sequence or unaligned in case of branches to an address being different from a multiple of 64. If a boundary crossing occurs an additional delay takes place until all requested instructions are retrieved by the memory system. Therefore, besides access speed of the memory, a necessary alignment or a request in case of a boundary crossing might take additional time and slow down the fetching of instructions.

According to the present invention a special prefetch buffer arrangement is provided. A prefetch buffer control unit 3 provides memory unit 1 with respective instruction start addresses. A first prefetch buffer 4 is provided which is controlled by prefetch buffer control unit 3. A second prefetch buffer 5 is provided which is also controlled by prefetch buffer control unit 3. Both prefetch buffers 4 and 5 have a portion 4a, 5a for storing 64 bits of an instruction stream and a second portion 4b, 5b for control information. The first portion 4a, 5a is coupled with the output 2 of memory unit 1. The second portion 4b, 5b is coupled with prefetch buffer control unit 3, respectively. Four

669250 "EE22660

multiplexers 6, 7, 8 and 9 with three 16-bit inputs and one 16-bit output are provided. The output 2 of memory unit 1 is split into four 16-bit sub-bus. Each 16-bit sub-bus is coupled with a first input of multiplexers 6, 7, 8 and 9, respectively. In a similar manner, the contents of prefetch buffer 4 and prefetch buffer 5 are split into four 16-bit portions. Each 16-bit portion of prefetch buffer 4 is coupled with the second inputs of multiplexers 6, 7, 8 and 9, respectively. Each 16-bit portion of prefetch buffer 5 is in a similar way coupled with the third inputs of each multiplexer 6, 7, 8 and 9, respectively. A second set of four multiplexers 10, 11, 12 and 13 with three 16-bit inputs and one 16-bit output is provided. The first input of each multiplexer 10, 11, 12 and 13 is coupled with the output of multiplexer 6. The second input of each multiplexer 10, 11, 12 and 13 are coupled with the output of multiplexer 7. In the same way, the third and fourth inputs of multiplexers 10, 11, 12 and 13 are coupled with the outputs of multiplexers 8 and 9, respectively. The outputs of multiplexers 10, 11, 12 and 13 provide the aligned instruction stream which is fed to the respective de-coding units of the pipeline structure. A multiplexer control unit 14 is provided to control multiplexers 6, 7, 8, 9, 10, 11, 12 and 13. Multiplexer control unit 14 is also coupled with control bits of the second portion 4b, 5b of prefetch buffers 4 and 5.

Fig. 2 shows how each prefetch buffer 4, 5 is structured. The first portion of prefetch buffers 4, 5 consists of 64 bits of instruction data divided into four groups, namely, bits 0-15, bits 16-31, bits 32-47, and bits 48-63. The second portion 4b, 5b of prefetch buffer 4, 5 provides a valid bit, indicating the validity of a data entry in the first portion 4a, 5a. A second bit, the so-called age bit, indicates which prefetch buffer 4 or 5 contains older data. Two further bits are provided to indicate how many 16-bit words of the stored instructions in first portion 4a, 5a have been previously issued.

The function of the embodiment shown in Fig. 1 will now be explained in detail in combination with Figs. 3, 4 and 5. It is assumed, that a microprocessor having an arrangement according to Fig. 1 is able to issue either one 16-bit instruction, or two 16-bit instructions, or one 16-bit instruction and one 32-bit instruction, or two 32-bit instructions. Therefore, depending upon how many bytes of an instruction stream have been issued, the following scenarios may take place. At the beginning of the execution of a program, according to Fig. 3, both prefetch buffers contain invalid data which is indicated by a zero in the valid bit location of each prefetch buffer 4, 5. Therefore, a request for providing 64 bits of instructions is forwarded to memory unit 1. Memory unit 1 provides the first instruction stream at its output 2. Prefetch buffer control unit 3 controls prefetch buffer 4 to store the provided instruction stream in the first portion 4a of prefetch buffer 4. Multiplexers 6, 7, 8 and 9 are all switched to input 1 to carry the instruction stream provided by memory unit 1 at its respective outputs. Multiplexer 10 is switched to input 1, multiplexer 11 is switched to input 2, multiplexer 12 is switched to input 3, and multiplexer 13 is switched to input 4. Therefore, the outputs 10a, 11a, 12a and 13a of multiplexers 10, 11, 12 and 13 carry the same output signals as output 2 of memory unit 1.

It will now be assumed that only one 16-bit instruction of the provided instruction stream can be executed. Therefore, prefetch buffer control unit 3 writes a "1" into valid bit of prefetch buffer 4, a "0" into the age bit of the second portion 4b of prefetch buffer 4 and a "01" into the size field of the second portion 4b of prefetch buffer 4. The second portion 4b of prefetch buffer 4 indicates now that valid data is stored in the first portion 4a of prefetch buffer 4 and that the first 16-bit word of the stored instruction stream has been issued.

Further assuming that in the following cycle only one more 16-bit instruction can be issued, the following scenario would take place as shown in Fig. 4. Again, as prefetch buffer 5 is empty, a request for providing a further 64-bit instruction stream is transferred to memory unit 1. Memory unit 1 provides output 2 with a new instruction stream which is sequential to the first instruction stream and which will be stored in the second prefetch buffer 5. Valid bit of the second portion 5b of prefetch buffer 5 is set to "1", age bit is set to "1" indicating younger data than prefetch buffer 4, and size bit is set to "0", indicating that no instructions have been issued from the second prefetch buffer 5. As prefetch buffer 4 indicates that only one 16-bit word of stored instruction stream has been issued, multiplexer 8 will be switched to input 2 to provide bits 16-31 of prefetch buffer 4 at its output. In the same manner, multiplexers 7 and 6 will be switched to input 2 to carry bits 32-47 and 48-63 at its respective outputs. Multiplexer 9 is switched to input 1 to provide the first 16 bits of the instruction stream provided by memory unit 1. To align this instruction stream, multiplexer 13 is switched to input 3, multiplexer 12 is switched to input 2, multiplexer 11 is switched to input 1 and multiplexer 10 is switched to input 4. Thus, an aligned instruction stream starting with bit 16 of prefetch buffer 4 is available at the output 10a, 11a, 12a and 13a.

As mentioned before, if only one 16-bit instruction is issued in this cycle, the size bit of the second portion 4b of prefetch buffer 4 will be set to "10" indicating that all in all two 16-bit words of the stored instruction stream have been issued. In portion 5b of prefetch buffer 5 the valid bit remains "1", the age bit remains "1" indicating younger data than prefetch buffer 4 and the size field remains "0" indicating that so far no instruction from the instruction stream stored in the first portion 5a of prefetch buffer 5 has been issued.

In the following cycle, no request to memory unit 1 will be made as both prefetch buffers contain valid data and therefore more than 64 bits of instructions are available. Fig. 5 shows how the multiplexers will be switched in the following cycle. Multiplexers 6 and 7 will be switched to input 2 and multiplexers 8 and 9 will be switched to input 3. Multiplexer 10 will be switched to input 3, multiplexer 11 will be switched to input 4, multiplexer 12 will be switched to input 1 and multiplexer 13 to input 2. Again, a maximum of 64 bits of an aligned instruction stream is available at the outputs 10a, 11a, 12a and 13a. Depending upon how many 16-bit words will be issued, the respective control bits in the second portion of prefetch buffer 4 and 5 will be set. For example as shown in Fig. 5, if one 16-bit instruction and one 32-bit instruction will be issued in the following cycle, then the valid bit of prefetch buffer 4 will be set to "0" because all instructions stored in the first portion 4a of prefetch buffer 4 have been issued. Furthermore, the size bit field of the second portion 5b of prefetch buffer 5 will be set to "01" indicating that one 16-bit word of the instruction stream stored in the first portion 5a of prefetch buffer 5 has been issued. Finally, the age bit will be set to "0" as prefetch buffer 5 now stores the oldest data.

Unless a branch instruction requests a non-sequential instruction address, a 64 bit instruction stream will always be present either directly from memory unit 1 or from one or both prefetch buffers 4, 5. If a minimum of one instruction is issued, then at least 16 bit of the stored instruction stream of one prefetch buffer will be issued. Therefore, a scenario in which both prefetch buffers are fully loaded can only occur if the pipelines are stalled and cannot accept new instructions. If a minimum of one issued instruction is guaranteed, then the age bit is usually redundant and can be extracted from the two size bit fields. The prefetch buffer whose size bit is different from "00" is the prefetch buffer with the older instruction stream.

Fig. 6 shows a table containing all possible scenarios of how the multiplexers have to be switched. Fig. 6 also shows scenarios in which both prefetch buffers 4 and 5 contain valid data and both size fields are set to "0" indicating that no instruction of either prefetch buffer has been issued. Such a scenario is only possible if an additional request for providing a new instruction stream to memory unit 1 is executed immediately after issuing instructions or if no instruction can be issued due to stalled pipelines. An additional request can be done especially if there is additional time left between the issuing of any instructions and the next fetching of instructions at any time after the issuing.

Preferably, this is done after setting the additional information in one or both prefetch buffers 4, 5. By this time it is exactly known whether one or both prefetch buffers 4, 5 are empty. Thus, every time instructions are issued, and one or both prefetch buffers are empty, as indicated by the valid bit, a request to memory unit 1 would provide a further 64-bit instruction stream which would be stored in one of the prefetch buffers 4 or 5. This embodiment ensures that at the time of the next request in most cases besides any branch instructions, both prefetch buffers 4 and 5 contain valid data.

As mentioned before, the arrangement according to Fig. 1 can provide instructions only during sequential execution of an instruction stream. In case of a branch instruction, the valid bit of both prefetch buffer 4 and 5 have to be set to "0" indicating invalid data. A branch prediction unit can provide the respective address to prefetch buffer control unit 3 to provide a new instruction stream. In case of a sequential instruction execution, the embodiments described according to Fig. 1 provide efficient means for providing an aligned instruction stream to the decoding units of the respective pipelines in a multi-pipeline system and can compensate speed losses due to boundary crossings or slow memory systems.

Fig. 7 shows a second embodiment according to the present invention. This embodiment is a simplified version of the arrangement according to Fig. 1. In this embodiment, only one prefetch buffer 20 is provided. The second portion of prefetch buffer 20 contains only a valid bit and a size bit field. Memory 1 has an output 2 having 64 bit lines which is split into 4 16 bit sub-busses. Four multiplexers having two 16-bit inputs and one 16-bit outputs are provided. The first inputs of multiplexers 21, 22, 23 and 24 are coupled with one of the 16 bit lines of memory output 2. The second inputs of multiplexers 21, 22, 23 and 24 are coupled with a respective 16 bit field of prefetch buffer 20. The outputs of multiplexer 21, 22, 23 and 24 are coupled with the input of a 64-bit barrel shifter 24. Instead of barrel shifter 25, an arrangement including multiplexer 10, 11, 12 and 13 according to Fig. 1 can be used.

If memory 1 is fast enough and boundary crossing has only a minor influence, only one prefetch buffer 20 is necessary to align an instruction stream. If prefetch buffer 20 is empty a request to memory 1 for a following 64-bit instruction stream will provide an instruction stream at output 2 which is aligned and can be forwarded to output 25a, 25b, 25c and 25d through multiplexers 21, 22, 23, 24 and barrel shifter 25. The instruction stream will be stored in parallel in prefetch buffer 20. Depending on how many 16 bit words of the instruction stream will be issued, the instruction stream in a following cycle has to be aligned. In the following cycle, memory unit 1 provides a further 64-bit instruction stream which will be combined with the non-issued part of the instruction stream stored in prefetch buffer 20. As long as prefetch buffer 20 contains valid data indicated by the valid bit, the address of the requested instruction stream from memory unit 1 remains constant. Once the valid bit of prefetch buffer 20 is set to zero, indicating all stored instructions have been issued, a sequential

instruction stream provided by memory unit 1 will be stored in prefetch buffer 20. The size bit field of prefetch buffer 20 is set according to how many 16-bit words of the instruction stream provided by memory 1 have been issued.

What is claimed:

1. Method for providing a plurality of aligned instructions from an instruction stream provided by a memory unit for execution within a pipelined microprocessor comprising a prefetch buffer, whereby said prefetch buffer stores prefetched instructions and additional information about the validity and size of said prefetch buffer, said method comprising the steps of:

- in case said prefetch buffer containing invalid data:
 - a) requesting an instruction stream and storing said instruction stream in said prefetch buffer;
 - b) setting said data for validity in said prefetch buffer;
 - c) issuing a requested number of instructions from said requested instruction stream;
 - d) depending on how many instructions are issued, reducing the size data in said prefetch buffer, respectively;
 - e) invalidating said validity data if all instructions from said prefetch buffer have been issued;
- in case said prefetch buffer contains valid data:
 - f) issuing a requested number of instructions from said prefetch buffer;
 - g) depending on how many instructions are issued, reducing the data for the number of instructions stored in said prefetch buffer, respectively;
 - h) invalidating said validity data if all instructions from said prefetch buffer have been issued;

2. Method according to claim 1, wherein if in step f) the number of stored instructions is less than the number of requested instructions,

requesting a further instruction stream from said memory unit and combining the necessary instructions from said further instruction stream with the prefetched instructions.

3. Method for providing a plurality of aligned instructions from an instruction stream provided by a memory unit for execution within a pipelined microprocessor comprising a first and second prefetch buffer, whereby said prefetch buffers store prefetched instructions and additional information about the validity and size of said prefetch buffers, said method comprising the steps of:

- in case both of said prefetch buffers contain invalid data:
 - a) requesting an instruction stream and storing said instruction stream in said first prefetch buffer;
 - b) setting said data for validity in said first prefetch buffer;
 - c) issuing a requested number of instructions from said requested instruction stream;
 - d) depending on how many instructions are issued, reducing the size data in said first prefetch buffer;
 - e) invalidating said validity data if all instructions from said first prefetch buffer have been issued;
- in case one or both of said prefetch buffers contains valid data:
 - f) issuing a requested number of instructions from said one prefetch buffer;
 - g) depending on how many instructions are issued, reducing the size data in said one prefetch buffer;
 - h) invalidating said validity data if all instructions from said one prefetch buffer have been issued.

4. Method according to claim 3, wherein if in step f) the number of stored instructions is less than the number of requested instructions, combining the necessary instructions from said other prefetch buffer with the prefetched instructions from said one prefetch buffer.

5. Method according to claim 3, wherein before step f) the following steps are inserted:

- e1) requesting an instruction stream and storing said instruction stream in the respective other prefetch buffer;
- e2) setting said data for validity in said other prefetch buffer;

6. Method according to claim 3, wherein in step g) additional information will be set in both prefetch buffers indicating which prefetch buffer contains older instructions with respect to an instruction sequence.

7. Method according to claim 3, comprising after step f) in case of one prefetch buffer containing invalid data the step of requesting an instruction stream and storing said instruction stream in the respective other prefetch buffer.

8. Method according to claim 3 comprising after step c) the step of requesting an instruction stream and storing said instruction stream in the respective other prefetch buffer.

9. Apparatus for providing a plurality of aligned instructions from an instruction stream provided by a memory unit for execution

within a pipelined microprocessor comprising:

- a first prefetch buffer coupled with said memory unit, whereby said first prefetch buffer stores prefetched instructions and additional information about the validity and size of said first prefetch buffer,
- a first plurality of multiplexers with inputs coupled with said first prefetch buffer and said memory unit for selecting a certain number of instructions and with outputs,
- a second plurality of multiplexers with inputs coupled with said outputs of said first multiplexers for aligning said selected instructions.

10. Apparatus as in claim 9, wherein at least a second prefetch buffer coupled with said memory unit and with inputs of said first multiplexers is provided.

11. Apparatus as in claim 10, wherein said first and second prefetch buffer contain information about which one of the prefetch buffers contains older instructions.

12. Apparatus as in claim 10, further comprising a prefetch buffer control unit for selecting and read/write control of said first and second prefetch buffers and for updating said additional information in said first and second prefetch buffers.

13. Apparatus as in claim 10, wherein each instruction stream provided by said memory unit comprises at least four words containing a plurality of instructions, each prefetch buffer stores at least four words containing a plurality of instructions, and wherein the first multiplexers consist of at least four multiplexers having three inputs

ABSTRACT

A method and apparatus for providing a plurality of aligned instructions from an instruction stream provided by a memory unit for execution within a pipelined microprocessor is described. The microprocessor comprises a prefetch buffer, whereby the prefetch buffer stores prefetched instructions and additional information about the validity and size of the prefetch buffer. The method and apparatus use the prefetch buffer to buffer a part of an instruction stream. The actually aligned instruction stream is issued from the prefetch buffer or directly by instructions fetched from the memory, or from a combination of prefetched instructions and actually fetched instructions.




Fig. 1

093033-05000




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 7

669290-EE02E60

Multiplexer

Buffer 0

Buffer 1

V	Size	Age	V	Size	Age	A	B	C	D	E	F	G	H
0	-	-	0	-	-	1	1	1	1	1	2	3	4
0	-	-	0	0	0	3	3	3	3	4	1	2	3
0	-	-	0	0	1	3	3	3	1	3	4	1	2
1	0	0	0	1	0	2	1	1	1	2	3	4	1
1	0	1	0	-	-	2	2	2	2	1	2	3	4
1	1	0	0	-	-	2	2	1	1	3	4	1	2
1	1	1	0	-	-	2	1	1	1	2	3	4	1
1	0	0	0	0	0	1	2	2	2	2	1	2	3
1	0	0	0	0	1	2	2	2	3	4	1	2	3
1	0	0	1	0	0	1	2	2	3	3	4	1	2
1	0	0	1	0	0	1	2	3	3	3	4	1	2
1	0	0	1	0	1	0	3	3	3	2	4	1	2
1	0	0	1	1	0	0	3	3	2	2	3	4	1
1	0	0	1	1	1	0	3	2	2	2	2	3	4

FIG 6

DECLARATION FOR PATENT APPLICATION & POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

PREFETCH STREAMING BUFFER

the specification of which (check one)

X is attached hereto.

_____ was filed on _____, as Application Serial No. _____.

and was amended on _____ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Codes, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

Priority claimed

(Number)	(Country)	(Day/month/year filed)	Yes	No
(Number)	(Country)	(Day/month/year filed)	Yes	No
(Number)	(Country)	(Day/month/year filed)	Yes	No

I hereby claim the benefits under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing date)	(Status)
		(patented,pending,abandoned)

(Application Serial No.)	(Filing date)	(Status)
		(patented,pending,abandoned)

Power of Attorney: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Adel A. Ahmed, Reg. No. 29,606; Donald M. Boles, Reg. No. 29,895; Dexter K. Chin, Reg. No. 38,842; Joseph S. Codispoti, Reg. No. 31,819; Aaron C. Deditch, Reg. No. 33,865; Lawrence C. Edelman, Reg. No. 29,299; Andreas Grubert, Limited Recognition Under 37 CFR §10.9(b); Mark H. Jay, Reg. No. 27,507; Rosa S. Kim, Reg. No. 39,728; Peter A. Luccarelli, Jr., Reg. No. 29,750; Jeffrey P. Morris, Reg. No. 25,307; Donald B. Paschburg, Reg. No. 33,753; Jeffrey Slusher, Reg. No. 34,729; Darryl A. Smith, Reg. No. 37,723; Heather S. Vance, Reg. No. 39,033; and Ira Lee Zebrak, Reg. No. 31,147.

Send correspondence to:

Siemens Corporation
Intellectual Property Department
186 Wood Avenue South
Iselin, N.J. 08830

Direct telephone calls to:

Elsa Keller
Legal Administrator (908) 321-3026

I hereby declare that all statements made herein on my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false

statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first
joint inventor:

Balraj Singh

Inventor's
signature:

Balraj Singh

Date:

5/24/99

Residence:

Morgan Hill, California

Citizenship:

USA

Post Office
Address:

305 Hazelton Court, Morgan Hill, CA 95037

Full name of second
joint inventor:

Venkat Mattela

Inventor's
signature:

Venkat Mattela

Date:

5/19/99

Residence:

San Jose, California

Citizenship:

India

Post Office
Address:

3163 Hawkcrest Circle, San Jose, CA 95135

669250 " 669250